Filter
Top Products
282
FX3G/FX3U/FX3UC Series Programmable Controllers
Programming Manual - Basic & Applied Instruction Edition
10 Arithmetic and Logical Operation (
+
,
−
,
×
,
÷
) – FNC 20 to FNC 29
10.7 FNC 26 – WAND / Logical Word AND
10.7 FNC 26 – WAND / Logical Word AND
Outline
This instruction executes the logical product (AND) operation of two numeric values.
1. Instruction format
2. Set data
3. Applicable devices
S: This function is supported only in FX3U/FX3UC PLCs.
Explanation of function and operation
1. 16-bit operation (WAND and WANDP)
The logical product (AND) operation is executed to the contents of and in units of bit, and the result is
transferred to .
• While the command input is OFF, the data of the transfer destination does not change.
• While the command input is ON, the data of the transfer sources and do not change.
• When a constant (K) is specified in the transfer sources and , it is automatically converted into the
binary format.
• The logical product operation is executed in units of bit as shown in the table below (1 ∧ 1 = 1, 0 ∧ 1 = 0, 1 ∧ 0 = 0,
0 ∧ 0 = 0).
1: ON, 0: OFF
Operand type Description Data type
Data used for logical product or word device number storing data 16- or 32-bit binary
Data used for logical product or word device number storing data 16- or 32-bit binary
Word device number storing the logical product result 16- or 32-bit binary
Oper-
and
Type
Bit Devices Word Devices Others
System User Digit Specification System User
Special
Unit
Index
Con-
stant
Real
Number
Charac-
ter String
Pointer
XYMTCSD.b KnX KnY KnM KnS T C D R U\G VZModifyKH E ""P
33333333 S 33 3 33
33333333 S 33 3 33
3333333 S 33 3
WAND (FNC 26) instruction
Logical operation
(unit: bit)
000
100
010
111
DAND
DANDP
Mnemonic Operation Condition
W
P
FNC 26
AND
D
16-bit Instruction
7 steps
WAND
WANDP
Mnemonic Operation Condition
Continuous
Operation
Pulse (Single)
Operation
32-bit Instruction
13 steps
Continuous
Operation
Pulse (Single)
Operation
S
1
S
2
D
S
1
S
2
D
S
1
S
2
D
Command
input
FNC 26
WAND
S
1
S
2
∧
→
D
S
1
S
2
D
D
S
1
S
2
S
1
S
2
S
1
S
2
D